This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR ... we can see that modulation in the time and voltage domains can be considered equivalent. Figure 1 shows us ...